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ABSTRACT
Field effect transistors have several characteristics which are
distinct from those of standard bipolar transistors. In this paper
a study is made to see if any of these characteristics can be advan-
tageously utilized to generate r-f power.
A conventional class-C FET r-f power amplifier is analyzed
following a semigraphical method similar to that used for vacuum
tubes. Some advantageous characteristics of the device are discussed
along with some drawbacks. fP''-''^ "MHIi^^
The applicability of FETs to pulse-excited r-f power generation
circuits is investigated and the device limitations in this field of
application are discussed.
Finally, the combined use of an FET and a conventional bipolar
transistor, to overcome the respective limitations, in an efficient
r-f power generation circuit is studied. A practical working model
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SYMBOLS AND ABBREVIATIONS
®^GDO Gate to Drain Breakdown Voltage with Source Open
BVqt^ Gate to Drain Breakdown Voltage with Source Connected
to Drain
BVgsS Gate to Source Breakdown Voltage with Drain Shorted to
Source •--
E^j Amplitude of Varying Component of v^
Eg Amplitude of Varying Component of Vg
eg Varying Component of Vg
E^l^ Amplitude of Fundamental Component of v^j
ig Varying Component of Collector Current
i^ Varying Component of Drain Current
i|j Varying Component of Base Current
Ip dc Drain Current
Ipgg Drain Current with Gate Shorted to Source
'GSS Gate-to-Source Current with Drain Shorted to Source
i(js Total Drain Current
Ip Peak Drain or Collector Current During the Cycle
Iffl Amplitude of the Gate Current Fundamental Component
Igdc ^^ Gate Current
'^GSB Gate-to-Source Current with Substrate Shorted to Source
gfg Common Source Forward Transconductance
R_ Saturation Resistance
s
Vpjj FET Drain Supply Voltage
Vqq Bipolar Transistor Collector Supply
Vjj Total Drain Voltage
Vg Total Gate Voltage




'^gtoax ^g ~ yoG
Vqq Gate-to-Source Bias Supply
Vgg Exciter Power Supply
Vj^ Peak Load Voltage
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1. Introduction
Field effect transistors (PEfs) possess several superior character-
istics over the bipolar transistors which are useful in some applica-
tions. Some of the characteristics of FETs distinct from those of the
standard transistors are their high input impedances; low noise fig-
ures; low sensitivity to radiation and ambient temperature changes, [ll]
These are not the only characteristics inherent to FETs. Many more
intrinsic operating characteristics suggest ingenious electronic cir-
cuits for particular applications. One such example is an FET micro-
power amplifier operating at extremely low power levels with very high
voltage gain; 60 decibels of voltage gain at a power drain of less than
100 microwatts. [l4j This amplifier circuit is developed from a less
apparent characteristic of certain FETs, i.e., a higher ratio of trans-
conductance to drain current at low values of drain current.
Although FETs have an extensive history and many application notes
are found in the literature, there seems to be no discussions on the
use of this device as an r-f power generator. With this and the above
mentioned as a motivating factor, the FET in r-f power generation cir-
cuits is studied in some detail with particular attention paid to the
advantageous use of device characteristics.
As for the vacuum tube and the bipolar transistor counterparts,
the efficiency of the device and the circuitry becomes a significant
factor in the r-f power generation problem, particularly if the output
power level is relatively high. There are many applications in which
amplitude linearity between input and output is not necessary. This
fact makes class-C or equivalent operation of r-f power amplifiers
possible and at the same time enhances the overall system efficiency.
11
The overall efficiency of the system is improved through the fulfill-
ment of the customary design objectives of a class-C or equivalent
r-f power amplifiers; i.e., (1) high device <|fficiency, (2) large
available power output with a given device, and (3) low excitation power
required for proper operation.
The study results given in the subsequent sections show that the
FET used as an r-f power generator is inferior to the conventional bi-
polar transistors as far as power output and collector efficiency are
concerned. These are the prime factors of the overall amplifier
efficiency. This conclusion is drawn from the investigations of sev-
eral devices and from technical articles available to the writer during
the course of study. This claim is based on the present state-of-the
art of FBT design and production.
Although the drain efficiency of the device is poor, the device
has some advantages vAiich are discussed in the pertinent sections.
Moreover, the advantage of the FET becomes pronounced when it is used
with a conventional high efficiency switching power transistor in a
suitable circuit configuration. With this hybrid circuit concept, all
of the design objectives of the class-C or equivalent r-f power ampli-
fiers mentioned above can be achieved. This is illustrated by the
test results of an appropriate circuit.
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2. Basic Operation and Characteristics of FETs
A unipolar field effect transistor is a semiconductor current
path device whose conductivity is modulated by an applied transverse
electric field. The main distinction between the operating mechanism
of the conventional bipolar transistor and the FET is that the current
flow through the device is predominantly by only one type of carrier in
the case of an FET, while both majority and minority carriers are in-
volved in the case of the conventional transistor. Hence the term,
"unipolar", refers to the FETs; and "bipolar" to the conventional trans-
istors. Expressed differently, bipolar transistors are current con-
trolled devices while the unipolar FETs are voltage controlled devices.
This difference of controlling the current through the device ie shown









Figure 1. Different methods of current control by using bi-
polar and unipolar transistors.
(a) i^ is controlled by iv, (with V constant)
C ' u CC
(b) i^ is controlled by v (with Vj,j-. constant)
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There are two basic types of FETs available at present. These
are: (1) junction gate type, and (2) insulated gate type FETs. As
explained below, the junction type FETs operate in the depletion mode
only, while the insulated gate type FETs have two modes of operation,
namely the depletion mode and the enhancement mode.
Since either N (electron conduction) or P (hole conduction) type
semiconductors can be used as the current path of the devices, N or P-
channel devices can be constructed. The following discussion is based
on N-channel devices but also applies to P -channel devices if all polar-
ities are reversed.
The basic junction FET construction and the normal operating bias
condition is shown in Fig. 2. Referring to Fig. 2, the approximate
channel conductance G between source and drain terminal is given by
the relation [2]
r _ 6'Wr ^ (iu)hlwT (2-1)
where o = conductivity of the channel
q = electron charge
/U= majority carrier mobility
N = Electron density in the channel
and W, T, L are as defined in the figure.
The basic principle of the junction FET is to control the effective
channel thickness T, and hence the channel conductance, by use of the
depletion region formed by the reverse biased P-N junction between
gate to source or drain.
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V-, - Drain to source voltage (volts) BV___,QS DGS
Figure 3. FET I versus V output characteristics
The terminology and the parameters which are used below are defined in
reference 3. They are: drain current with gate shorted to source Ij^gs'
pinch-off voltage Vp, gate-to-source current with drain shorted to
source (or drain open) Iggg (or Ipcr)) » breakdown voltages BV ,
^^rnS' ^^GSS ' ^^rnn ^'^^ common source forward transconductance gfg.
The other type of FET, the insulated gate type, operates in a
similar way but with some difference. As the name of the device im-
The subscripts "S" have different meanings depending on the
position in the subscripts. An "S" for the first or second subscript
identifies the "source" terminal. An "S" for the third subscript is
an abbreviation for "shorted" and indicates that all terminals not
designated are tied to the common terminal represented by the second
subscript.
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plies, the gate electrode is insulated from source, drain and the chan-
nel. Therefore, this type of device allows enhancement as well as
depletion of the charges in the channel, and permits operation with
zero bias, which is impossible in junction FETs . In this paper a par-
ticular kind of insulated gate FET, the Metal-Oxide-Semiconductor
Field-Effect Transistor (MOSFET) is described for the applications in
the subsequent sections.












( thermal ly grown
silicon dioxide)
heavily doped
Figure 4. Schematic representation of a MOSFET
construction
The degree of the gate electrode coverage of the channel and/or over-
lapping the source and drain regions varies for different mode type
MOSFET. C4]
In the depletion mode, the charge carriers are present in the
channel with zero gate bias. Reverse biasing of the gate depletes
this charge and reduces the channel conductance. In the enhancement
mode the charge carriers are not present in the channel with zero gate
bias, and the forward biased gate enhances the channel charge and
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increases the channel conductance. Forward (or reverse) biasing of the
gate means positive gate potential (or negative gate potential) for an
N-channel device as shown in Fig. 4.
Examples of output characteristics for enhancement mode transis-
tors are shown in Fig. 8 and Fig. 13. From these figures and Fig. 4,
it can be seen that varied output characteristics are possible merely
by changing the doping levels. This property of the enhancement mode
FFT enables class-C r-f amplifier operation in a zero bias configura-
tion. The most noticeable features of this device pertinent to the
application of r-f power generation are its very high input impedance,
typically 10 to 10 ohms, and its gradual saturation switching
characteristics. C^J This latter characteristic of present MOSFETs is
one of the disadvantages of this device for r-f power generation. As
a comparison between the bipolar transistor and the MOSFET saturation
voltage, reference 4 gives a typical value of 3 volts for bipolar trans-
istors and about 12 volts for an FET.
Summary
Field effect transistors possess several advantageous properties
as mentioned in section one. They also have disadvantageous properties
as well, as given in this section. The following sections study some
of the pertinent characteristics in connection with class-C or equiva-
lent r-f power amplifier circuits, seeking the best application of the
device.
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3. Class-C R-F Power Amplifier
High efficiency is extremely important in the r-f power genera-
tion stage, not only in economizing on the supplied power but also in
permitting large power outputs to be obtained from relatively small
devices; both of which the transistor user often desires. These prime
objectives of r-f power amplifiers are achieved by operating the device
in the class-C mode of operation.
As for conventional vacuum tube class-C r-f amplifiers, class-C
operation occurs when the drain current conduction angle is less than
180 degrees. High efficiency in class-C operation is the result of the
fact that the drain to source supply voltage V^p supplies energy to the
amplifier only when the largest portion of this energy will be absorbed
by the tuned circuit at the drain, maintaining a lovpov^r dissipation
in the device. This relationship can be seen from the oscillograms of
class-C r-f amplifier drain voltage, gate voltage and drain current
wave forms illustrated in Fig. 5. The basic class-C cmplifier circuit
with a parallel tuned load is shown in Fig. 6.
Since there are two types of field effect transistors available,
namely the junction types and the insulated-gate field-effect types,
both types should be investigated. However, the characteristics of
the junction power FETs which were available to the writer revealed
that they were not suitable devices for conventional class-C operation.
This is due entirely to their operating limitations described below.
The junction FETs operate in the depletion mode only. For normal
operation, the gate-source junction is reverse biased. As this junction
becomes forward biased, the input impedance drops to a value comparable









Fig. 5 Class-C r-f Amplifier Drain,
Gate Voltages and Drain Current
Wave Forms (P-Oiannel Device)
high input impedance device is lost. Therefore, the gate-to-source
voltage swing is limited by the v^r = condition in one of the half-












Figure 6. Basic Class-C FET Amplifier
Circuit Configuration
The amplitude of the other half-cycle of excitation signal voltage is
limited by the gate-to-source reverse breakdown voltage BV . For the
GS
devices available to the writer, Crystalonics' junction power FETs
CP602 and CP603, BV^ was equal to the pinch-off voltage Vp. For class-
C operation it is necessary to have BVqq at least greater than Vp. This
relation is illustrated in Figure 7. Upon noticing this limitation of
these particulai: junction devices, consideration was given to other gen-
eral junction FETs. The data for most junction devices found in the
manufacturer's specification sheets and technical publications avail-
able to the writer, indicated that the difference between the gate-to-
source reverse breakdown voltages and the drain current pinch-off
voltages were not large enough for class-C operation at reasonably close





V^T^ (for class C
i operation)
Figure 7. Limitation of Excitation Voltage Amplitude
Since this limitation of junction devices can be removed in the
circuit operation described in the next section, and since there are
other types of FETs which do not have the limitation mentioned above,
the following discussion of FET application to the conventional class-
C r-f power amplifier configuration is directed only to the insulated-
gate type field-effect transistor. In particular, an enhancement mode
MOSFET is used as an example. The reason for this choice will appear
in the course of the following discussion.
As with the vacuum tube counterpart, a mathematical analysis of
the class-C tuned FET amplifier is complicated and the use of design
22
charts is a plausible approach. Although this method is only approxi-
mate and lengthy, it is directly useful in design since an explicit
solution for the optimum operating conditions can be obtained from the
semigraphical analysis.
Due to the nonsinusoidal wave form of the varying components of
drain current i^, the path of operating points is not a straight line
on the i^ versus v^ characteristic chart, which is the only one sup-
plied by most manufacturers. However, it is shown that the path of
operation on the constant current characteristic curves is a straight
line for a class-C amplifier with a parallel tuned load, [s) To make
use of this advantage, the constant current characteristic curves are
plotted from output characteristic curves. Fig. 8, and a few measure-
ments for a positive value of Vqq. When the path of operation is
superimposed on the constant current curves, the values of the average
and fundamental components of the drain current are obtained from the
wave form of the drain current. These values are then used to evaluate
the amplifier performance.
Since the path of operation is a straight line on the constant
current curve, this line can be located by determination of two points.
These points are related to the fundamental factors controlling the
behavior of class-C amplifiers, i.e., peak drain current during the
cycle, saturation voltage V , conduction angle 6^, and drain supply
Vq^. The leakage current is so small for the MOSFET that it can be
neglected m this application.
Positive Vqo for N-channel devices and negative Yqq for P-
channel devices.
2
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The straight-line path of operation in the first and the last
quadrant of the cycle is shown m Fig. 9. With cot equal to zero, the
point P is determined by v and V . With tot equal to ^/2, the point
Q is determined by Yqq and Vj-jq. The distance along the line between t&e
operating point and point Q varies as the cosine of the phase angle in
the cycle. Superimposing this operating path on the constant current
curves ,' as shown in Fig. 10, the drain current at particular times in
the cycle may be determined.
Figure 9. Path of Operation on the Vg vs v^j coordinates
For a systematic analysis o^ the amplifier performance using a diagram
like Fig. 10, the suggested procedures of reference 5 are closely fol-
lowed. To get specific results from the investigation, an r-f power
amplifier stage is analyzed for several operating conditions using an
FN1034 P-channel enhancement-mode MDS field-effect transistor. Again,
the objective of this analysis is to determine if any of the FET char-
acteristics can advantageously be employed to generate r-f power.
15
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The illustration shows that by proper choice of the device and
the operating conditions, several characteristics can be utilized for
this purpose. Also the illustration shows that the device efficiency
or the power output can be maximized by proper choice of operating con-
ditions.
Fbr optimim use of the device, maximum safe operating conditions
must be considered. The maximum safe drain supply voltage is equal to
BVjjg/2. Maximum safe excitation voltage amplitude Eg is determined by
Vqq, BV„„_ and BV-, . This relationship is shown in Fig. 11 for the
FN1034. With Vdd = BVjjg/2 "^ 7 volts. Eg is determined as follows:
From the BV^qq limiting condition;
Eg- Kdd - TgoI - ="
Eg
- " * I^ggI
"-"




From the BV^gQ limiting condition;
(3-2)
^g ^ Vgg' - 12 or
and also






h ^ 50 + |Vgq| (3-4)
Referring to the above four relations, it is apparent that very large
values of Eg, over 50 volts, may safely be applied to the input termi-
nals if only the positive half cycle of the excitation voltage is
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limited to the value given by relations (3-2) or (3-3), whichever is
the smaller value of the two. This is permissible since we are using
the negative half cycle or less of the excitation voltage to make the
device conduct, the device is then cut off during the positive half
cycle or more of the excitation voltage. The study of the electrical
characteristics of the device shows that the gate excitation power P
is very small even with an E of 50 volts. Using the relation til
ex
^ex = !lV = Vsac
and the gate leakage current IpoTi ^^ ^rqu
volts,
-50 volts and V^^^ =












Vnc:=V„^= -15 voltsO^ SD
Figure 11. Maximum Safe Operating Conditions for FN1034
28
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Table 1. Sample calculation of the amplifier performance,
(operating condition (D in Fig. lO)
Eg = 25 volts
^QG " ^ volts
V = E = 25 voltsgmax g
Vg = 1 volt
ij = 7.5 madmax
i = 16.4 unit
n = ;rAu)t = 18
k = an integer
E,, = 6 volts
ai
/ /c o / :2. J <^ s 6 7 s J
2 ^' z o /o ->(> 3^ Uo r* /o r*' t^ f^
3 c^s(J^) t^o
.p^ iHo .?^6 ^7U '^3 .j-io .3(^2 ./"^fc ,«c o
4 l-^^(<^) /<<^ li.iS- /^.<c 1^,^ /2.r /^.^ ^.2.0 :C^o ^M ,O0
5-
U (^) 4 4:1 iTi <r Is /.? ^.^ 0, 1 o o
<^ iAHr,14 4.i>(c ^^; U(^ ^.nir ^(^^ /.g 063i^
av
-^\!^'''/-^S.,.^^^>]-^
^ I Id^^) ^5 f*>^
di "
-n 23 'dC4r)c»s(4f;]-?.(S
I 1-5 3 ^(r=i,2,?..^
P = ^Lf^:,<f^^^ yriijj P,, = l<p-4v ^l(^m\AJin
p, = /<t-^.r^ = </.<iJ^ ^«/ efficiency = - , ^^
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Even when the V^gg was increased to -14 volts, the change of Iqqd was
not detectable with a Simpson 260 meter. This justifies the previous
statement that the gate current can be neglected in the approximate
semigraphical analysis method employed here.
The value of V^^ is chosen by considering the conduction angle 9j.
For example, if 0^ =JC, or conduction du'ring negative half cycle of the
input signal, Vqq = 0. For non-zero values of ^QQt the required value
of Eg increases, and for a given value of E the output power decreases.
In this example Vqq = was chosen. However, class-C operation was ob-
tained rather than class-B due to the nature of the device characteris-
tics. Since Vqq = 0; Vg^^^^ = Eg.
Knowing the maximum safe operating conditions, several operating
lines are chosen. These operating lines are drawn in Fig. 10 and
several of the resulting drain current wave forms are plotted in Fig.
12. The sample calculation of the amplifier performance at a particu-
lar operating condition is given in Table 1 and the results of similar
calculations for other operating conditions are given in Table 2.




^g V P. P,
in s in L efficiency remarks
Fig. 10 (volts)' (volts) (mw) (mw)
1 18 2 10.9 6.85 0.63
3 30 0.3 11.6 7.75 0.67
4 30 2 26.4 15 0.57
large output
power
5 24 0.3 8.25 5.87 0.71






To show that the choice of the device is important both for high
efficiency and for large output power, a similar device with somewhat
different characteristics was chosen. The output characteristics of
the chosen device are shown in Fig. 13 and the constant current charact-
eristic-curves with two operating lines superimposed on it are shown in
Fig. 14. Following the same procedures as before the results in Table
3 are obtained.
An examination of the two illustrations above reveals several
advantages of the MOSFETs as well as some of the drawbacks for use in
a conventional class-C r-f amplifier.




^DD \ Vs P.m PL Eff. Remarks
Fig. 14 (volts) (volts) (volts) (mw) (mw)
High eff.





2 9 8 1.6 10.2 7.2 .71
From the extremely high input impedance characteristics of the MOSFET,
the excitation power required is very small and the driver stage can be
a simple voltage output device with very small power. By proper choice
of the device, class-C operation can be achieved without biasing, thus
enhancing the overall circuit efficiency. This effect can be seen from
Fig. 10, 12 and Fig. 14. Proper combination of V^y^ and E reduces
Miller effect for high frequency application, since voltage gain under
this condition is approximately unity. Among the drawbacks of this
device are its small power handling capability with present production
34
MOSFETs and requirement for a high excitation voltage. The disadvan-
tage of a high excitation voltage requirement can easily be solved by
employing a tuned input circuit. This scheme is possible due to the
high input impedance characteristic of the MOSFET.
35
4. Pulse-Excited R-F Power Amplifier Circuit
It was mentioned in the foregoing section that the junction field
effect transistors are not suitable devices for conventional class-C
r-f power amplifier circuits. tTie main reason for this is the inherent
operating limits of the junction FET. These limits, however, can be
eliminated if the device is used in a pulse-exfeited switching-mode r-f
amplifier circuit. Again the gate biasing is not necessary but the
problem of generating asymmetrical excitation pulses arises. In the
following study, the operating performance and the design considera-
tions of the pulse-excited r-f amplifier stage are discussed. At the
end of section, a design example is given using a Crystalonics' power
field effect transistor CP603.









Figure 15. Basic tuned Amplifier Circuit
The tuned circuit connected in the drain circuit of the device is
very seldom, if ever, a simple parallel arrangement such as shown in
Fig. 15. For proper operation of the device the required impedance at
the device output terminals is fixed, and the actual load impedance is
generally also fixed by external load conditions. Although a more com-
36
plicated circuit is connected to the device output terminals to perform
necessary impedance transformations mentioned above, the coupling net-
work and load can usually be reduced to an equivalent simple parallel
tuned circuit at a particular frequency. In Fig. 15, R includes the
coupled resistance from the actual load.
The loaded Q, Q-^, of the drain tank circuit, (O^L/R , should be
high enough to provide reasonable discrimination against the harmonic
components contained in the drain current pulses. In practice, Q-, of
10 represents a typical value [l) . At the same time, the input impedance
of the drain tank circuit must meet the device operating condition,
idi
where Rj. is the impedance at resonance, E,, and I,, are the amplitudes
of the fundamental components of the drain voltage and current. E^,
and I,, will be determined in the subsequent development. This value
of input impedance is related to the drain tank circuit components
values and Qj^ by the relation C5}
?« =
^./f =
From these relations, the value of the input impedance required by the
device can be obtained by simultaneous selection of Q, and the L/C ratio
of the tank circuit.
For the determination of E,, and I^,, and the evaluation of thedl dl
performance of the circuit, the gate input voltage, drain current and










Figure 16. Gate Voltage (a), Drain Current (b)
and Drain Voltage (c) Wave Forms
The value of Ip is obtained from the manufacturer's specification
sheets. The average value of the drain current, I, is given by:
T











where T is the period of input pulse and t^ is the conduction time.
The amplitude of the fundamental component of the drain current, Ij,
,











The. amplitude of the fundamental component of alternating drain voltage
Edl is:
E = V - V
dl DD s
(4-5)
where Vg is the saturation voltage across the device during maximum
current conduction and is dependent upon the value of saturation resis-
tance of the device at a particular I . Substituting equations (4-4)
and (4-5) into equation (4-1) , the load impedance required for the de-







To evaluate the performance of the circuit, the drain efficiency




where P- is the dc power supplied to the drain circuit and P is the
ac power output.
p. = V I
""in "dD
Substituting equation (4-3) into the above relation:
En = ^^^D ^]
Output power is given by:
(4-7)
P^ = P. - P,L in d





















From equation (4-10), it is seen that the smaller the value of t the .
higher the drain efficiency. Also the drain efficiency is depen'dent
upon the saturation voltage across the device. Hence, a device having
small V is desirable for this type of operation.
s
To illustrate the foregoing discussion a circuit example will be
.given along with design procedures.
Assume that an r-f power source of about 200 milliwatts output to^
a 220 ohm load at an operating frequency of 500 kc is to be designed
using an FET. As mentioned at the beginning of this section, the load
to which the specified a-c power is to be delivered is thus fixed. Since
the drain tank circuit impedance required for the proper operation of
the • circuit is also fixed by equation (4-6), the drain tank circuit
including the specified load must satisfy relation (4-6) and at the
same time optimim power must be delivered to the actual load with mini-
mum dissipation in the intermediate connecting circuitry. For a first
approximation, assume that the coupling circuit efficiency can be made
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very high. This assumption is reasonable since our load is reasonably
large compared to loss resistances associated with the L and C coupling
network. From equation (4-9)
p^^ = C%o-V^)^>n-j-t7L ,' o
Choosing a conduction angle of 7r/2 or t = T/^,
f^=iVp.-V,)^
Any device which can satisfy equation (4-11) will meet the requirements.
In this example, however, the FET in hand, which is a Crystalonics'
CP603 junction power FET is used. The Ip given in the specification
sheet is 180 milliamperes at V^g = 0, Vq<^ = 5 volts ='Vg. Without
further calculation, we can immediately see that this device will give
poor efficiency because of its comparatively large saturation voltage.
Again referring to the absolute maximum ratings in the specification
sheet, Vpj. = 10 volts will give the required output power. A drain ef-
ficiency of about 50% can be expected, which is very poor. If, instead
of a CP603, we could find a device which has a lower value of V , for
s
instance, V = 0.5 volts, the drain efficiency would be about 867o as
s
determined from equation (4-10).
The load impedance required for the device operating conditions
at the desired resonant frequency is obtained from equation (4-6).
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f?t=
TC C M?p — Vs)
ZJf> Sin -^-^7
s, 14- ^ 15
= 33 -^
Since this required tank circuit impedance at the operating frequency
is very low compared to the external load, an ordinary parallel tank
circuit with impedance transforming, used in the conventional high out-
put impedance circuits cannot be used. However, as can be seen from the
relation (4-6), R. depends on (Vp„ - V ) and I with t fixed. When
this relatio.n gives a very high R compared to the external load, an
ordinary parallel tank circuit can be used. In this illustrative ex-
ample R^ is less than the actual load and therefore another impedance













R^ = 220 ohm
^DD ~ •'•^ volts
Component values: capacitors in microfarads
Ci = .02 C3 = .0376
R^ = 22 megohm
RFC = 3 mh; ,7 ohm
L = 3.74 microhenry C2 = .0965
Figure 17. Circuit for design example
This ;^ -coupling network is adjusted to transform, at the operating
resonant frequency, the 220 ohm load to 33 ohm as required to match
the impedance of the device. This particular coupling network has the
advantage of better harmonic suppression characteristics due to the
shunt-capacitive arms. The design procedures for this impedance trans-
forming network are found in many standard text books. Essentially
this "^-network is considered as two back-to-back L-networks and after
calculating the input and output L section of the 7^ -network, the series
elements are combined to give a 7^-network. This equivalent relation
of the L and 7j^-network is shown in Fig. 18.
^1 T-2




Figure 18. Back-to-back L network and
equivalent /^-network
Choosing the value of Q-r = 10, for reasonable harmonic suppression and
relatively low losses in the L-C circuit, the ^-network component
values at the operating frequency are computed according to the pro-
cedures given in the reference. [8 1
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The efficiency of this amplifier is limited primarily by the large
saturation resistance of the FET. Compared to conventional bipolar
transistors, switching FETs were found to have very large saturation
resistance. Since this resistance is an inherent device characteristic
and the power dissipated in it cannot be avoided, the device efficiency
in this application is very low when compared with bipolar transistors.
Therefore, consideration is now given, in the following section,
to another use of FETs for solving the problem of efficient r-f power
generation.
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5. Hybrid Circuit Application
It was found, in the previous two sections, that FETs in their
present state of development are inferior to conventional bipolar
transistors for r-f power generation as far as device efficiencies are
concerned. However, as in the many other circuit applications, field
effect transistors can provide advantages over bipolar transistors used
alone, when FETs and bipolar transistors are used in combination. In
this way certain superior characteristics of one type to the other may
be selectively employed in a combined circuit operation. One FET ap-
plication of this nature is investigated in this section.
Ordinary bipolar switching transistors provide far better device
efficiency than present switching FETs, and the power handling capabil-
ity is also better, at least at present status of device manufacturing
and circuit design. It can therefore be concluded that an FET r-f power
generator is inferior to the bipolar transistor counterpart as far as
its efficiency and power handling capability are concerned. However,
with the bipolar transistor alone, one of the r-f power generation cir-
cuit design objectives of low excitation power requirement is missing
due to the inherent low input impedance characteristics of bipolar
transistors, unless some other compensating scheme is employed.
For the compensation of this disadvantage, a high input impedance
field-effect transistor can be used in the input circuit of conventional
device r-f power generator in such a way that the input impedance of the
whole stage is high. To justify and illustrate the above statements,
an actual working circuit model is given below with laboratory test re-
sults.
The final amplifier stage used here is the series-tuned switching-
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mode transistor r-f power amplifier circuit developed by Dr. Ewing in
reference 7. This circuit is chosen since it gives the highest possible
efficiency among many other existing circuits. This circuit arrangement









Figure 19. High Efficiency R-F Power Amplifier Circuit
Configuration (Reproduced from Reference 7)
The extremely high collector efficiency provided by this circuit
configuration may be combined with a very high input impedance FET
excitation stage which requires very low excitation power thereby in-
creasing the power gain and the overall efficiency. The illustrative
circuit model with its component values is shown in Fig. 20. These
component values are obtained from calculations using the design for-
mulas and detailed adjustment procedures given in the reference. The


















Ci = .02 microfarad
Rl = 22 megohm
Cc = 1360 pf
C = 3035 pf
^EE = 8 volts
TR2 = 2N697
L = 30 58 microhenry
. 36 ohm
R^ = 27 ohm
RFC = 3.05 3 mh; .686 ohm
f = 500 kc
V^c = 8 volts
Figure 20. Illustrative hybrid circuit model
For this circuit to be excited by a sinusoidal input voltage,
which is the most easily obtained wave form, the transistor TRl should
be an enhancement mode EET, preferably one which has high transcon-
ductance gp and has output characteristics giving a steep-edged drain
current wave form of about 180 degrees of the input signal cycle. ^7]
The current rating of TRl must be large enough so that it can provide
TR2 with sufficient base current to achieve saturation. The reverse
breakdown voltage and transconductance must also be large to give this
current saturation condition. For this particular circuit configura-
tion shown in Fig. 20 , TRl must be a P-channel device.
The selection of TR2 was done primarily in accordance with the
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conditions specified in the reference. In addition to these critical
operating conditions required by TR2, it is desirable to have a highfi
for higher overall dc to ac power conversion efficiency of the stage.
The above mentioned criteria are met for both transistors used by
the author; a P-channel enhancement mode MOSFET FN1024, and a 2N697 NPN
switching transistor. This circuit was built and tested in the labora-
tory. Figure 21 shows an oscillogram taken from an oscilloscope type
AN/US^f^-140 equipped with a dual trace feature hay,ing 10 megohm-10 pico-
farad probes. From this figure, the peak load voltage Vj^ is found to
be 6 volts. The peak collector voltage across TR2 is 22 volts which
is well below the measured EVq^ of about 35 volts. The measured dc
current with 8 volts V^c was 90 milliamperes, giving the total dc input
power of 720 milliwatts. The power dissipated in the RFC is given by
PrFC = ( 90 X 10"^ )2 X 0.686
= 5.55 milliwatts.
Therefore, the actual input power to the collector circuit is 714.5
milliwatts. The peak load current I-^ is
6
I-j^ = = 0.222 amperes.
The ac power delivered to the load P-r is
V^Il 6 X 222
P^ - ' = 666 milliwatts
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-Vt = 5 volt.sAJivlp i.on; .5 r:i.croS'.;conds/division
V = 10 volts/Jrvlri ion; .5 iMif.ro!>'.M .''\ds/division
Figure 21, Oscillogram of Inverted Load Voltage -v,
and Collector Voltage v^
Neglecting the power lost in the distributed resistance of inductor
L and the capacitor C, the collector efficiency of the amplifier is






; = 0.932 or 93.2%
714.5
To see the advantage of the MOSFET in the input circuit, the
excitation voltage and current were monitored. An HP 650-A test
oscillator was used as a sinusoidal source. The peak excitation volt**
age E was 9 volts and the dc gate current flowing would not deflect a
100 microampere full scale ammeter, therefore the excitation power is
negligibly small compared to the output power. This very high input
impedance excitation stage suggests the possibility of using a tuned
input circuit configuration as was mentioned in section three. The dc
power supplied to the EET was 4 ma. at 8 volts or 32 tfiilliwatts. There-
fore the overall stage dc-to-ac conversion efficiency is approximately
.• eff. = 666 r 0.885 or 88.5 %.
720 + 32
This overall efficiency can be further improved by proper choice of
devices, TRl and TR2, and circuit component values. Among other
things, the ratio of saturation resistance of TR2 to load resistance
must be kept small. [7] In this illustrative circuit the measured satura-
tion resistance of TR2 was 9 ohm at an Ip of 200 milliamperes. There
are many switching transistors commercially available today which have
saturation resistances, at the same Ip, of a fraction of an ohm. This
effect of the relatively large R of this illustrative circuit appears
in the oscillogram of Fig. 21 as a noticeable voltage drop across the
transistor during the conduction period of the signal cycle.
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If a larger ^ transistor is selected for TR2, a lower current
rating FET can be used which, at the same time, promotes overall stage
efficiency.
The circuit can be operated by a single voltage power supply.

















f = 500 kc
'27 ohm
Figure 22. Single Power Supply Hybrid R-F Power
Generator
The performance of this circuit is as given previously.
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6. Conclusions
Although the unipolar field effect transistors possess several
advantages over conventional bipolar transistors, this study reveals
that when used alone as an r-f power device, FETs are inferior to the
conventional transistors as far as the device efficiency is concerned.
This conclusion is based on the study of publications available to the
writer and some case studies of applications of the devices. It should
also be mentioned that the above statement applies to the present status
of device manufacturing and design technique.
The low drain efficiency is primarily due to the large saturation
resistance and hence the saturation voltage. Another weak point of
FETs as compared to standard transistors are their low power handling
capability. At present bipolar transistors far exceed the capability
of FETs in power handling ability.
Notwithstanding these disadvantages, the case studies show several
advantages in certain applications. The enhancement MOSFETs can provide
class C operation without biasing. The excitation power to an MOSFET
power amplifier is extremely small and could be operated from a tuned
input circuit.
The most advantageous use of FETs to r-f power generation, which
is the primary objective of this study, is found in the hybrid circuit
application of the unipolar insulated-gate field effect transistor and
the bipolar high- efficiency switching transistor. The extremely high
collector efficiency of the conventional switching-mode transistor r-f
power generator when excited by a high input impedance MOSFET exciter,
can enhance the overall stage efficiency with negligibly small exciting
power. By choosing a high frp, high A , low R switching transistor and
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a high transconductance insulated-gate field-effect transistor combina-
tion, an r-f power generator with very high dc-to-ac conversion
efficiency can be designed.
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